[GUEST ACCESS MODE: Data is scrambled or limited to provide examples. Make requests using your API key to unlock full data. Check https://lunarcrush.ai/auth for authentication information.]  REM [@OxRem1](/creator/twitter/OxRem1) on x 3385 followers Created: 2025-07-09 12:20:49 UTC Day X of talking about @cysic_xyz Do you know Zero knowledge proving is slow and expensive? The main reason is that most provers still run on general-purpose hardware. But @cysic_xyz takes a different approach. It designs custom ASICs chips built specifically for zk proving. An ASIC does one job and it does it extremely well. That tradeoff makes sense in zk, where the same proving logic runs over and over again at scale. Compared to GPUs, a well-designed ASIC can reduce proving time and energy cost by orders of magnitude. It removes the overhead and does only what is needed. This is not just a performance upgrade. It is a shift in how zk systems scale. If proving becomes cheaper and faster at the hardware level, more applications become possible you get? Cysic is working at that bottom layer. It is optimizing proofs and rebuilding the machine that runs them.  XXXXX engagements  **Related Topics** [chips](/topic/chips) [$7936t](/topic/$7936t) [asics](/topic/asics) [hardware](/topic/hardware) [Post Link](https://x.com/OxRem1/status/1942921883072053437)
[GUEST ACCESS MODE: Data is scrambled or limited to provide examples. Make requests using your API key to unlock full data. Check https://lunarcrush.ai/auth for authentication information.]
REM @OxRem1 on x 3385 followers
Created: 2025-07-09 12:20:49 UTC
Day X of talking about @cysic_xyz
Do you know Zero knowledge proving is slow and expensive? The main reason is that most provers still run on general-purpose hardware.
But @cysic_xyz takes a different approach. It designs custom ASICs chips built specifically for zk proving.
An ASIC does one job and it does it extremely well. That tradeoff makes sense in zk, where the same proving logic runs over and over again at scale.
Compared to GPUs, a well-designed ASIC can reduce proving time and energy cost by orders of magnitude. It removes the overhead and does only what is needed.
This is not just a performance upgrade. It is a shift in how zk systems scale. If proving becomes cheaper and faster at the hardware level, more applications become possible you get?
Cysic is working at that bottom layer. It is optimizing proofs and rebuilding the machine that runs them.
XXXXX engagements
/post/tweet::1942921883072053437